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Since Integrated Injection Logic was developed in 1972, it
has found applications in LSI memories, microprocessors, digital
wrist watches, AID and 0/A converters, and other custom IC’s.
The characteristics of a typical IlL gate are comparable to those
of CMOS devices. Propagation times as low as 63 ns and power
consumptions as small as .01 mW per gate have been achieved in
well developed IlL processes.
The major benefit that IlL has over other logic families is
its relative simplicity. A standard IlL process only requires
four masks, (base diffusion, emitter diffusion, contact cuts, and
metallizatiofl). No isolation is required for an IlL process thus
no epitaxial layer is needed nor is ion implantation or localized
oxidation.
IlL gates were processed as part of a double diffused bipolar
project. Functional tests were performed on NOR and AND gates as
to examine aspects of the design and processing. Suggestions for
improving device characteristics for future IlL designs are also
g i yen.
INTRODUCTION
Integrated Injection Logic is much like Direct Coupled
Transistor Logic. In appendix A, Fig. 4.13—1 thru 4.13—4 show the
evolution of IlL circuits from DCTL. The major advantage of using
IlL over DCTL is that IlL makes use of a merged transistor design
that saves real estate on the chip. Also the relative simplicity
in circuit design makes the layout of an IlL gate very easy. From
figure 4.13-3 to figure 4.13—4 in Appendix A note that the pull up
resistors Rb have been replaced with PNP transistors with common
emitters and bases. This is done to reduce the large space
required to fabricate the resistors on a chip.
Because the circuit design calls for a PNP transistor to be
connected to an NPN transistor and since the base of the PNP is
connected to the emitter of the NPN and the collector of PNP to
the base of the NPN, the two transistors may be merged together
and share like diffusions as illustrated in figure A.1001
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The emitter of the lateral PNP is referred to as the
injector. It is biased thru an external resi5tor, R1r~r to a
positive ~~pplY voltage. By ~djUStin~ the value of Rxr~3’ the
pr0pagatb0~~ times can be made faster at the expense of power
consUmPtbo~~~ Figure B showS a plot of p~opagatboT~ delay time as a
functi0fl of the injector current for the Texas Instr~.~m~t SBPO’~OO
IlL chip.
Figure C.
If the ~NP lateral tranSistOlS are considered as constant current
sources then the small signal gain can be expressed as:ICN
1. Gain = = _BetaNlb1
Thus if Beta ~5 less than one, the small signal gain of the chain
will be degraded with each stage until it cannot be
from the ~a~kgroumd noise. If Beta is greater than one, then
digital operati0fl of the circuit will be from a high state of Vbe
to a low 0fVce sat, regardless of the number of stages in the
circuit. However, the NPN vertical transistors in an ilL circuit
operate in reverse mode, 50 high gains are hard to come by.
Let’s examine the gain for a reverse mode NPN vertical
transistor. The gain can be found from the minority carrier
concentrations under active biasing.
Jn q 0mb _.-(~bflb°~
dx
THEORY
To have a successful ilL process for LSl circuitS where a
large number of gates will be cascaded togeth~’ it is ~~cesSary
for each to have a current gain of at least one. Consider the










ted from the emitter into the base can
The electron current injec
be expressed as:
9~milarly~ the hole current flawing from the base intO the emitter
can be expressed as:
3p = q Dpe3a. dx
5-3-
In the regions where the base width is short, (the width of the
base is less than one diffusion length), electrons injected from
the emitter into the base will diffuse across the base with no
recombination. The electrons are quickly swept away at the base—
collector junction by the reverse biased field. Thus the
concentration gradient in the base will be linear and since nbO is
many orders of magnitude less than nb(O) under bias:
d nb(O) nbO
2b. ———(nb—nbO) = = ~
dx Wb Wb
Where nbO = ni~/Nb
Thus:
q Dnb ni~
2c . = C~
Wb Nb




For the hole current in the emitter, since the width of the
emitter is greater than the diffusion length, (Lpe), the charge
gradient at the emitter—base junction can be shown as:
d pe(O) peO





3c . Jp,., = ~ ‘.‘~‘ <~
Lpe Ne
And considering the base area:
qDpeni~
~d. lb Ab ~
Lpe Ne
And
Ic Ne Dnb Lpe Ac
4. Bet =
lb Nb Dpe Wb Ab
By examining equation 4 one can manipulate the prDcessing
conditions to get a good gain. However, since the vertical
transistors are operating in reverse mode, the substrate is the
emitter and the doping profile will look something like figure E.
‘4 ‘ I!I~ 11~ ~ ~
~ F
Thus, as a ~~n5eqUd1~~ of the geometries9 Nb must be greater than
Ne and Ne/Nb is less than one. However, this 5hoUld be made as
close to one as ~05sib1e. Note that when a low boron
concefltratbon is required~ after a long ~~jvei~~ and 5~b5eqUent
oxidati0ns~ the surface in the base region may become dep1et~ of
boron. This problem may be avoided by doing a double boron
diffusion. After doing the base dr~ve—ir~, the wafer may be
remasked with the base mask and a second, very short, predePosit
of boron may be done before proceed11~~ with the process.
Looking at the ratio Df Dnb/DPe from figure F, shows that the




Lpe is determined by the emitter doping conCenttb0~ For
Ne2.0ElS~ The diffU5j0~~ length Lpe is:
6. LP_=2Oum
How small can we make the base width? The base width is
limited by the punchth~ voltage. Punch thrU0CC~S when the
depletion width of the B—C junction extends across the entire
width of the base. it can be determined as follows.
dE Emax q Nb dE Emax q Nb
7. __——(base) = ~ =
dx Wb esi dx Wdc esi
Nc+Nb
8. Wb+WdC Nc
9. Vce = .5 Emax~
Thus ~cmbifli1~g eq. 7,8,afld 9:
2 ‘Jceo esi Nc
10. ~.j1, mm. q
For a lOv source L~Jb mi”. ~jll be 1.OBum. The maximum gain from
equation ~ using the values from 5,6, and 10, will be:
(1) (32) (20) Ac






When designing the physical layout of an IlL gate, one should
obey the following ground rules.
1. All collectors should be square.
2. The space between collectors should be Md.
3. The width of the base diffusions should be Wc + 2Md.
4. The contacts to the injector rail should be at the end of
the injector diffusions so that the base diffusions need
not extend beneath the injector metallization.
5. Injector rails should be placed between each base
diffusion.
6. The emitter/substrate contact should be N+ doped and
should be made large as to minimize its resistance.
Where: Wc = Topographical collector width
Md Minimum dimension allowed
If the Ground Rules are obeyed, the ratio of areas may be found
from:
Ac lAb
(Wc + 2Md)[Nc(Wc + Md) +L.Jc)
For Wc = 30, Md = 10, and Nc = 4, Ac/Ab .095 and Beta = 1.01.
Therefore to get a gain of one or greater, no more than four
collectors per transistor should be fabricated in this process.
EXPERIMENT
To test the function of IlL gates that had been fabricated as
part of EMCR65O, the gate shown in figure H was chosen. The
circuit consists of a NOR gate and an AND gate. Upon testing the
logical operation of the circuit using Ro = 330K, R1~, 1K, and
Vs = 5 volts. The data in figure 6 was obtained.
_________ ED
RESULTS AND DISCUSSION
The on voltage of the NOR gate was measured to be 4.0 v.







off is due to the NPN transistor leakage current. The higher than
expected output of about two volts observed when the output should
be low is caused by an internal emitter resistance of 550 ohms.
(see appendix B) This was determined by examining Vce at 1c0.
At VceO, dVce/dlb = 550 OHMS. Notice that the collector current
is negative until the collector voltage becomes greater than the
drop across the internal emitter resistance. This is a big
problem and should try to be avoided by making the emitter contact
big, N+ doped, close to the gates~ and ~jnteriflQ well. With this
emitter resistance presents one can never achieve a low state of
zero volts. Also the leakage current is quite significant when a
supply voltage of five volts is used because of the low breakdown
voltage, VceO 6 volts. The breakdown voltage is low due to the
high doping concentration of the base.
The gain of the reverse mode NPN was only .08. So the
logical voltage swing is degraded with each stage. This is seen
from the voltage swing of the AND gate which is lower than the
swing of the NOR gate because the AND gate is a two stage device
while the NOR gate a one stage device.
CONCLUSION
The reason why the gain is so low in this circuit is that the
doping of the base in those devices was high, about 5.0 E16, and
= .087. Appendix C shows the doping profiles as modeled by
SUPREM and the gain calculations. Please note that this gate was
processed along with discrete transistors with goal of obtaining
high forward gains.(APPend~ D)
However, the results are encouraging. Although the voltage
swings~ from logic one to logic zero, are small, they are
definitely present and in correlation with the expected operation
of these gátes. If the IlL gates are more carefully designed and
the processing is performed to get high reverse mode gains~
functional LSI IlL gates should be no problem.
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FIGU E 4.134~
F~wg 4.13-2 i,±.w. wiih ..k ,.~oIkctoi UansIs~cs.
APPENDIX A
FIGURE 4.134
The basic aoahguratioa at IlL ~s.
FIGURE 4i3-I
A DCTL ~ ~i 43.41 ~& U
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A 3-bit UL de~det.
